Forum Discussion

New Contributor

3 years ago

FPGA digital image processing project. DE1SOC

Hello, hope everyone is doing fine. I am facing a problem with a digital image processing project that I am currently implementing on the DE1SOC FPGA. My proposed architecture is a generation of ...

EBERLAZARE_I_Intel

Regular Contributor

3 years ago

Hi,

Do you have any further questions?

Forum Discussion

FPGA digital image processing project. DE1SOC

Recent Discussions

Why does the system report an error when generating rbf from sof files and fsbl files?

Agilex5 HPS running bare-metal code does not access FPGA fabric

RTEMS for Agilex

Zephyr and FreeRTOS for Agilex7/9

Operating system kernel-level FPGA bridge communication