Central1New Contributor3 years agoFPGA digital image processing project. DE1SOC Hello, hope everyone is doing fine. I am facing a problem with a digital image processing project that I am currently implementing on the DE1SOC FPGA. My proposed architecture is a generation of ...Show More
Recent DiscussionsIntermittent DDM ErrorsWhy does the system report an error when generating rbf from sof files and fsbl files?SolvedLinux not booting - can't get kernel imageCyclone V HPS FPGA2SDRAM Clock QueriesMSGDMA ST-to-MM: Linux Driver Necessity & F2SDRAM Path Feasibility