Forum Discussion

ChrisBonser's avatar
ChrisBonser
Icon for New Contributor rankNew Contributor
1 year ago

Cyclone 5 FPGA UART driver, and read/write functions.

I am using a Cyclone 5 MitySOM on the Critical link dev kit. I am trying to setup a custom UART (RX, TX) lines from the FPGA GPIOs, not going through any external chip other than and FTDI connected ...
Hps Arch
Sw Development
BoonBengT_Altera's avatar
BoonBengT_Altera
Icon for Moderator rankModerator
1 year ago

Hi @ChrisBonser,


Greetings, as we do not receive any further clarification/updates on the matter, hence would assume challenge are overcome. Please login to ‘ https://supporttickets.intel.com/s/?language=en_US’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions. For new queries, please feel free to open a new thread and we will be right with you. Pleasure having you here.


Best Wishes

BB