Forum Discussion

AAbro1's avatar
AAbro1
Icon for New Contributor rankNew Contributor
5 years ago

Why I'm getting this message "RAM logic "core_bram" is uninferred due to unsupported read-during-write behavior" when trying to implement a RAM?

what could cause such behavior ? is there any specific tips to follow when designing a memory?