jpt13653903New Contributor2 years agoVHDL Parser Access Violation on 64-bit decimal literals I have a VHDL-2008 file with the following line: constant TxFreqHz : std_logic_vector(63 downto 0) := 64d"3200000000"; -- 3.2 GHz This results in the following crash: Problem Details Error: ...Show More
Recent DiscussionsKnow-How: Set Up a Floating License (Step-by‑Step Walkthrough)Error Modelsim-Altera for integer type ports in adderNeed a license for Encrypting - Quartus Prime LiteAgilex 5 – Critical HSSI Error in JESD204B Example Designrecovery timing issue