Forum Discussion

Armando1989's avatar
Armando1989
Icon for Occasional Contributor rankOccasional Contributor
1 year ago
Solved

Very slow clock should be constraint as false path?

Hi there Ive just created project in which 1200bps rs232 data is sampled and then loaded into 8 paralel registers to leds. All registers but the final latch are driven by 50MHz board, but set clk_en...
  • sstrell's avatar
    1 year ago

    The problem is that you are using DONE as a clock signal. It's not. You should just create combinatorial logic or better yet synchronize the loading of word with clk.

    always @(negedge clk) begin
       if (reset) begin
           word<=0;
       end
       else if (DONE && clk_enable) begin
           word<=tmp[7:0];
       end
    end