Forum Discussion

BDarji's avatar
BDarji
Icon for Occasional Contributor rankOccasional Contributor
2 years ago

Usage of negative edge trigger for dual clock RAM

Dear all, Greetings of the Day! We are having one dual port RAM with separate clock for port A and Port B. Port B related signals are driven within FPGA. While port A related signals will be driven...
Hdl
Timing
Nurina's avatar
Nurina
Icon for Regular Contributor rankRegular Contributor
2 years ago

Hi Bhaumik,


I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, Feel free to open a new thread or login to ‘ https://supporttickets.intel.com ’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.

If any answer from the community or Intel Support are helpful, feel free to rank your support experience by rating 4/5 survey. Please let me know of any inconvenience so that I may improve your future service experience.

Have a great day!


Best regards,

Nurina W.