Trouble simulating multiple verilog files

Hi there! I'm running ModelSim Altera Web Edition and having a bit of trouble simulating multiple Verilog files. I have a 'top' module that uses and connects the modules of the other Veril...