Forum Discussion
MYank
New Contributor
7 years agoTrouble making timing with large number of memory banks
I have a design that has 14 memory banks. Each bank is 64xM20K blocks. There is block (MUX) that reads/writes one bank, while another block (FFT) that reads/writes another bank. There is a 1 to 14 ...
sstrell
Super Contributor
7 years agoIt would also be helpful to see your .sdc file.
#iwork4intel