Altera_Forum
Honored Contributor
12 years agotiming problem with 8051 integration
Hi,
I have a serious timing problem in my design. My design includes a 8051 CPU and a SPI protocol. Each design on it's one, allows me a ~130Mhz frequency. For some reason, once I integrate them, my Fmax falls down to 60Mhz. The intresting thing is that when I looked up on my critical paths, I saw it is one part of the 8051, nothing to do with the integration of the two designs. Any advise why such thing should happen? any idea how to fix it? Thanks in advance, David