Altera_ForumHonored Contributor12 years agotiming problem with 8051 integration Hi, I have a serious timing problem in my design. My design includes a 8051 CPU and a SPI protocol. Each design on it's one, allows me a ~130Mhz frequency. For some reason, once...Show More
Altera_ForumHonored Contributor12 years agoI suppose, but do you know how can I do what I offered above?
Recent DiscussionsAutomatically added negative node for TDS output doesn't work with Agilex 5Design Space Explorer - *** Fatal Error: Access Violation at 0X000000001E19EB30Tensor block usageError (169008): Can't turn on open-drain option for differential I/O pin HPS_DDR3_DQS_N[1]Highlight similar instances of a selected word fails when scrollingSolved