Altera_ForumHonored Contributor12 years agotiming problem with 8051 integration Hi, I have a serious timing problem in my design. My design includes a 8051 CPU and a SPI protocol. Each design on it's one, allows me a ~130Mhz frequency. For some reason, once...Show More
Altera_ForumHonored Contributor12 years agoI suppose, but do you know how can I do what I offered above?
Recent DiscussionsConnection bit order between hierarchyFree Licence for Max+PlusIIMAX10 ADC - getting it to simulate in ModelsimFailed to run ip-setup-simulation:Compile option not saved (reversed to default)