Timing-Driven Synthesis is skipped because it could not initialize the timing netlist

Using DCFIFO IP with standard settings causes timing-driven synthesis to be skipped and seems to create some timing issues in the design (optimizing of cells that should not me optimized). Warning me...