Forum Discussion

skyjuice88's avatar
skyjuice88
Icon for New Contributor rankNew Contributor
2 years ago

Timing Constraints in DCFIFO through LPM

DCFIFO if generated through IP catalog will have the associated SDC constraints as well (set_max_delay/set_min_delay, set_net_delay and set_max_skew). What about DCFIFO instantiated through LPM (ht...
Timing
RichardT_altera's avatar
RichardT_altera
Icon for Super Contributor rankSuper Contributor
2 years ago

Yes, you are right. If you want the SDC to be generated, I would advise using the FIFO Intel FPGA IP to generate the SDC when click the 'Generate HDL.'


Regards,

Richard Tan