TK99New Contributor1 year agoTiming Analyzer - pll clkout - pessimistic timing estimation Hello, I'm wondering about the timing analysis of the Quartus STA. I have a small test design with a PLL and some test logic drven by the PLL output. Simple question: Why doesn't use the STA the O...Show Moresta.png1.1 MB
RichardT_alteraSuper Contributor1 year agoAny update on this?Do you need further help in regards to this case?Regards,Richard Tan
Recent DiscussionsQuartus 26.1: quartus_asm triggers quartus_pfg despite disabled generation flagsIP Base Suite (NCO, FFT & FIR) not included in ASAP licensesIs there any way to script the creation of a signal tap instance?New Quartus/Questa license Questa IssueMAX10 ADC - getting it to simulate in Modelsim