cjakOccasional Contributor3 months agoTiming analysis - long combinational path Hi, Running Timing Analyzer I get violations due to long combinational paths. Looking at the path in the technology map viewer, it looks like this leftmost block = registerbank holding a config...Show More
ShengN_alteraSuper Contributor2 months agoTry to add more pipeline register to shorten the combinational path
Recent DiscussionsCould not link 'vsim_auto_compile.dll' error troubleshooting.Questa Sim on Windows - linking to external LIBSolvedQuartus did not startFIR IP configured for InterpolationQuartus crashes on long carry chain in Agilex 5 FPGAs