cjakOccasional Contributor3 months agoTiming analysis - long combinational path Hi, Running Timing Analyzer I get violations due to long combinational paths. Looking at the path in the technology map viewer, it looks like this leftmost block = registerbank holding a config...Show More
sstrellSuper Contributor3 months agoThis code isn't showing any of the signal processing from your screenshot. Where is dec_filter?
Recent DiscussionsCould not link 'vsim_auto_compile.dll' error troubleshooting.Questa Sim on Windows - linking to external LIBSolvedQuartus did not startFIR IP configured for InterpolationQuartus crashes on long carry chain in Agilex 5 FPGAs