Forum Discussion
25 Replies
- amildm
Contributor
probably I've misled you ... the right-side signals (declared as logic or wire) do appear in the search, but the left-side signals (declared as struct) do not appear...
- sstrell
Super Contributor
Yes, so as I said, why don't you just tap the right hand side signals?
- amildm
Contributor
In my opinion, the SignalTap is built to tap nets, not signals defined in HDL. So, if two signals are assigned to the same net, the Analyze & Elaborate stage will eliminate one without leaving a choice to SignalTap at all...
- sstrell
Super Contributor
That's not what Analyze & Elaborate does. That first stage of the compiler simply checks all the code and builds the project hierarchy. No optimization has been performed yet. When you tap a pre-synthesis signal, the filter is showing what is tappable in the HDL code itself before any optimizations.
- amildm
Contributor
In fact, the Analyze & Elaborate stage eliminates (throws out) the signals which drive nothing... So you cannot say there is no an optimization in this stage.
- sstrell
Super Contributor
OK, you got me there
But still, like I said, the filter shows what's tappable in your code.
- RichardT_altera
Super Contributor
Thank you for acknowledge the solution provided.
I’m glad that your question has been addressed, I now transition this thread to community support. If you have a new question, Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a feed/response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.
Thank you.
Best Regards,
Richard Tan
p/s: If any answer from the community or Intel Support are helpful, please feel free to give best answer or rate 4/5 survey.