Stitching user logic to M-series NoC

I am trying to stitch user logic to the M-series NoC example design[DDR]. Platform Designer validates the design and the design passes analysis and elaboration stage however fails in synthesis stage ...