Simulation using Questa-Intel FPGA Edition with Quartus Prime Lite 23.1 and VWF file

Re-design of old schematic based design, (1994) and need to update to MAX V family CPLD. Trying to run the simulator on design using VWF file with an error generated, (see attached).