Altera_Forum
Honored Contributor
12 years agosimulating mixed VHDL and Verilog code in ModelSim
i'm simulating a testbench which is written in system verilog language in addition to the testbench i have 5 modules thet some of them are written in VHDL and some in verilog language when i want to simulate it with modelsim and i run the testbench module , loading design error occurs and it says altera version supports only single HDL I want to ,is there any other versions which support simulating multiple languages? tnx a lot