Forum Discussion

binupr's avatar
binupr
Icon for Occasional Contributor rankOccasional Contributor
2 years ago
Solved

Signaltap waveform display empty

Hi, I want to debug an Agilex SoC FPGA fabric with signal tap. I created the stp files with signals I want to probe. Created sof, programmed the FPGA via uboot. But I don’t see any thing on the wav...
Platform
  • binupr's avatar
    binupr
    2 years ago

    Thanks for the previous response.

    I narrowed down our issue. For some reason the Signal Tap enable command was not enabled in my generated TCL.

    You can close this ticket.

    Regards

    BPR

RichardT_altera's avatar
RichardT_altera
Icon for Super Contributor rankSuper Contributor
2 years ago

I have not see this issue before.

It could be design itself or the signal tap configuration used is incorrect.


Use simulation to verify that the signals are behaving as expected in your design.


Try using a slower clock when assigning an Acquisition Clock.


FYI, this is part 1 of 4 training for Signal Tap training. You may go through all 4 trainings to familiarize yourself with the signal tap flow.

https://www.youtube.com/watch?v=R8vUERKTDzg


Best Regards,

Richard Tan

p/s: If you find any answers from the community or Intel Support to be helpful, we encourage you to mark them as the best answer or rate them 4/5 in the survey.