Forum Discussion

New Contributor

2 years ago

Solved

Select the PLL reference clock used for timing analysis

When a PLL has multiple reference clock inputs how can you define the one to use for timing analysis? The tool is selecting the first reference clock (pll_refclk0) for timing analysis but this is th...

Timing

KennyT_altera
2 years ago
Here is the user guide in case you cannot follow: https://www.intel.com/content/www/us/en/docs/programmable/683068/18-1/derive-pll-clocks-derive-pll-clocks.html

sstrell

Super Contributor

2 years ago

Depending on your device, you should always just use derive_pll_clocks in your .sdc and the generated clocks created by that command. Newer devices support this without you adding it explicitly to the .sdc file.

Forum Discussion

Select the PLL reference clock used for timing analysis

Recent Discussions

Connection bit order between hierarchy

Quartus Prime Pro Embedded Edition

timing impact

NIOS-V Shell: qsys-generate not found

Quartus 26.1: quartus_asm triggers quartus_pfg despite disabled generation flags