--- Quote Start ---
What is the best way to tell the timing analyzer tool that I have a synchronizer? I defined clock groups for my system clock and adc clock and that made the error go away but I'm afraid that will lead to an under constrained design and mask future problems.
--- Quote End ---
If you are sure that the said synchronizer is the only clock domain crossing between these two clock domains, clock groups are the easiest way to do it.
If you want the safest way, make your synchronizer a component and cut the timing path to the first synchronizer stage register using HDL-embedded sdc within that component. That way, whenever you need a CDC, you just "plug" that component and can be sure it affects only the single place you want it to.
Honored Contributor
