SKon1Occasional Contributor5 years agoRGMII timing violation despite of false path Hello, I'm constraining a double data rate RGMII input interface. For reference - I'm using page 15 in this document: https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/a...Show MoreCapture1.PNG160 KB
SKon1Occasional Contributor5 years agoHi,I'm using Q17.1 Standard.I'll check if the design can be shared.
Recent DiscussionsEmpty License for Questa Starter EditionSolvedQuartus 13.1 including Signal Tap LicenseCYCLONE IVE ODDR delay mismatchTiming analysis - long combinational pathOnce again about CTRL+L