Altera_Forum
Honored Contributor
9 years agoQuatus TCL Integration with Assignments
So I'm trying to build a date/time register that is updated every build. I was going to use a TCL script to generate a global assignment, and then use that global_assignment in my VHDL code as a register value.
The question is: is this even possible? I understand how to get scripts to run (https://www.altera.com/support/support-resources/design-examples/design-software/tcl/auto_processing.html), but how can I pull assignments in to my HDL? EDIT: Sorry about the bad thread title. Hopefully an admin can come around and fix it.