Quartus switch to keep all logic

I am trying to compile a very large design block per block, the complete design will not fit in one FPGA . Is there a way: 1. To tell Quartus not to remove any logic even if inputs are fl...