Quartus is flipping bits when negative range is used ?!

Hi, weird thing. I'm trying to assign wires to each other, and quartus is doing it in reverse ! for example (Verilog) wire [9:0] a; wire [0:-9] b; when I do: assign a=b, I get tha...