NYaoNew Contributor6 years agoQuartus中的路径约束 Hi， 我需要在Qartus 18.1中做3个信号的路径约束。将三个寄存器的输出连到3个相邻的管脚上，要求3个信号的延时相同，最好走的路径也相近，请问怎么约束？
Recent DiscussionsUSB-Blaster II malfunctionLicense 6AF7_0186 for University ProgramUSB Blaster III and Cyclone IIIUnable to configure new license serverModelSim Intel FPGA Ed. 2020.1 not updating changes to HDL FileSolved
