Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
12 years ago

Qsys testbench(verilog) generation error!!

Hi, I am trying to generate a Qsys testbech for a custom IP having avalon-ST sink, avalon-ST source and avalon-MM write slave interfaces. I have exported all the interfaces of IP but when I gener...