Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Problem simulating Nios II design and external logic

Hello, I have a project based on a Nios II processor and external logic connected to it via avalon interface. I know how to simulate a Nios II design, and how to simulate classical VHDL design,...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
16 years ago

Have you added the file containing your test component to the modelsim project, and compiled it? If not that may be the problem.

I have done simulation of my own components added to a Niso II simulation, and i allways had to add the files containing my own components to the modelsim project manually.