Fpga_Egr_2025Occasional Contributor1 year agoSolvedPlatform Designer 24.1 build 1077 Hi , i am trying to generate a new bsp for the Nios V SOC , but i noticed i dont have an option for a new bsp within my Platform Desinger 24.1 . See screen shot attached. PlatformDesigner.jpg212 KBKennyT_altera1 year agoDo you have further question?
Recent DiscussionsIs there any way to script the creation of a signal tap instance?MAX10 ADC - getting it to simulate in ModelsimQuartus 26.1: quartus_asm triggers quartus_pfg despite disabled generation flagsQuartus Lite 23.1 MAX 10 EncryptionCould not link 'vsim_auto_compile.dll' error troubleshooting.