Forum Discussion

ALMSlinger's avatar
ALMSlinger
Icon for New Contributor rankNew Contributor
1 year ago

Platform Designer - clock bridge : Interfaces must be on the same clock domain

Hi, To split up the a large clock tree, I inserted a clock bridge in my platform designer file. Now, I have one PLL generated clock CLK --> clk bridge --> cout_0, cout_1, cout_2. The clock bridge...
Platform
SyafieqS's avatar
SyafieqS
Icon for Super Contributor rankSuper Contributor
1 year ago

Seem like to me the clock bridge you inserted is not properly synchronizing the clocks for the data buses A, B, and C, which is causing the connectivity error. To fix this, you need to ensure that the data buses are properly synchronized to the same clock domain.