Performing a signal for a certain time

Hi guys,

How to write in VHDL code for performing out signal for a certain time ? The value of the time will be variable which depends form input value.