Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Performing a signal for a certain time

Hi guys, How to write in VHDL code for performing out signal for a certain time ? The value of the time will be variable which depends form input value.
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
11 years ago

Use a counter.