Forum Discussion

AGaru1's avatar
AGaru1
Icon for Occasional Contributor rankOccasional Contributor
5 years ago

PCIe HARD IP +

Hi, i'm trying to run a synthesis of my Design for Stratix 10 on Quartus Pro 19.4. In my TOP ENTITY i added the PCIe HARD IP + and connected it to my entities. I've updated the .qsf file with the...
AGaru1's avatar
AGaru1
Icon for Occasional Contributor rankOccasional Contributor
5 years ago

I'm attaching the IP top and the design TOP. Thank you for the help!

The IP has been generated on Quartus 19.4 using the IP Catalog.

The path of the TOP level of the ip is: <IP NAME>/synth