I was trying to compile the DE5A_NET.qpf file of the `DE5a-Net-DDR4_v.1.0.9_SystemCD/Demonstrations/PCIe_DDR4/` in Quartus Prime Pro version21.4, getting some compilation error and the error message is attached with this. I am compiling this sample project for an Arria 10 GX FPGA with 10AX115N2F45E1SG Board. PS: Opening the project, I got a message for IP up-gradation and I did that.

Hi,Thank you for reaching out.Just to let you know that Intel has received your support request and I am assigned to work on it.Allow me some time to look into your issue. I shall come back to you with the findings.Thank you for your patience.Best regards,Wincent_Intel

Hi,Thank you for reaching out.Just to let you know that Intel has received your support request and I am assigned to work on it.Allow me some time to look into your issue. I shall come back to you with findings.Thank you for your patience.Best regards,Wincent_Intel

Hi Travisa, Can you press the small arrow on left side of Quartus Prime fitter was unsuccessful, 2 errors, 3 warning ? It is good if we have the information on the error code to further narrow down the issue. If I understand correctly, you are compiling the project from the provided example in the Quartus without modifying anything am I right? Looking forward to hear back from you. Regards, Wincent_Intel

Hi, For the sake of clarity I would like to explain the process from starting. Yup I did not change anything from the factory default files of DE5a-Net-DDR4_v.1.0.9_SystemCD. Also just to be clear, I am using Arria 10 GX FPGA with 10AX115N2F45E1SG Board and Quartus Prime Pro 21.4. 1) When I open the file DE5a-Net-DDR4_v.1.0.9_SystemCD/Demonstrations/PCIe_DDR4/DE5A_NET.qpf in quartus Prime (the screen shot is attached with name `Capture.PNG`) the dialogue box for IP up gradation pops up. 2) Launching the IP upgrade tool leads to the `ep_33x8 avmm256 integrated.qsys` file upgadation windows. But I cannot select the auto-upgrade option in the tab (Shown in `Capture1.PNG`). So went for update from editor. Looks that worked. 3)But could not run generate test bench ( the screenshots are added as `Capture2.PNG` and `Capture3.PNG`). 4)Generate HDL is also gives a lot of warnings `(Capture4.PNG` and `Capture5.PNG`) 5) Went back to the project and Error on compilation of the project is captured as `Capture6.PNG` 6)I cannot generate the example design for `Intel Arria 10/Cyclone 10 Hard IP for PCI Express`. as seen in the right tab of attachment `Capture7.PNG` 7) As the first compilation error says "verilog HDL error at verilog HDL error at DESA_NET. V (389) : constant is not allowed here . The screenshot `Capture8.PNG` is with opened file DESA_NET. V and shows line 389. I am not sure why the generate test bench and HDL are throwing errors. It would be great if someone could help?. Thank you!

Hi Travis,Thanks for such a detailed reply and the printscreen picture.If refer to Capture 2 for error "Error: Unexpected error writing the ensemble: java.io.FileNotFoundException:"Can you please check if The software was installed under Program Files folder ?If YES, I would suggest you to try unistalled Quartus Suite and installed again on root directory (C:\Altera). Probably the problem was the space in the installation path ("Program Files"). and you try and generate one of the example designs that is located in the default installation. You can workaround this error by copying the example design from the installation directory into a new directory elsewhere on the PC.Or maybe change the owner of the directory,Let me know if the problem solved.Regards,Wincent_Intel

PCIe DMA transfer design code Compilation error.

14 Replies

travisa
New Contributor
3 years ago
Hi,

The expanded error massage you asked is attached (Quartus_Compilation_Error.png). Also, please see the underlined lines in the two fotos of verilog code where I have made a change (substitution.png and definition.png). Instead of initializing the "pcie_a10_hip_0_hip_pipe_sim_pipe_rate" to 1'b0 (please see the attached file DE5a_NET_Verilog_Error.png with error message, "Verilog HDL error at DE5A_NET.v(389): constant is not allowed"), I initialized it with a variable "entho" which is defined as wire[1:0]. With this hack, the project compiled without any error. Not sure that is what I am suppose to do to as a permanent solution. Do you have any suggestion regarding this?
Wincent_Altera
Regular Contributor
3 years ago
Hi Travisa,

Glad that you solve the problem, Also thanks for sharing the information with me.
May I know how you came out with the "entho" variable idea ? is it stated in any user guide ?
With that information, I might further escalate this issue to the top level so that they can work something on this.

I think the best of FPGA is customization, with that flexibility also it might bring to miss competitive sometimes (for some specific device)
It is quite hard to pin point exactly what goes wrong as there is no exact right or wrong in the pin variable.
But as long as the design can be compiled, there shall be no problem.
In case you are facing new error, feel free to open a new case, we are here to help.
Do apologise cannot help too much here, thanks again for sharing with me the solution.

WIsh you have a nice day ahead.
Regards,
Wincent_Intel

Forum Discussion

PCIe DMA transfer design code Compilation error.

14 Replies

Recent Discussions

Tensor block usage

When you double click on a word, the other instances do not highlight due to the Find Box being open

jtagserver.exe causing BSOD together with ftdi driver

Automatically added negative node for TDS output doesn't work with Agilex 5

Agilex3 - unknown IDCODE