Orthodox way for testbench in modelsim

Hi, According to Verilog spec, initial begin# 20 clk=1; # 40 clk=0; # 60 clk=1; # 80 clk=0; End is legal, and can be compiled under modelsim. However, if we “ru...