Forum Discussion

MZorr1's avatar
MZorr1
Icon for New Contributor rankNew Contributor
5 years ago

Old Verilog Library not recognized by Compiler

I have an old Verilog design which I am trying to compile into a MAX10M08. My problem is that the synthesis analysis doesn't recognize either the libraries I have specified for the project or doesn't...
MZorr1's avatar
MZorr1
Icon for New Contributor rankNew Contributor
5 years ago

Thank You for the responses. I do have the two libraries I need to use, in the project directory and also specified in the project libraries and in the IP library selections. The paths are correct.

I don't have them in the "Include" statement at the top of the code for the design. Could you give me an example for the Include statement in the code? The two library names are "ASICUC.LIB" and "ASICLC.LIB".

I appreciate your response.

This is how the top of the project looks like:

`timescale 1ns/10ps

module TOPLEVEL (ADCZ,CMPZ,ICKPC,ICKSR0,ICKSR1,ICKSR6,ICKSR7,ICLKSTP,ICLRMH,

ICNAU0,ICNAU1,ICNAU2,ICNAU3,ICNAU4,IDEN,IFETCH,INCEN,IRDACDO,

IRDMDDO,IRDMHDO,IRDMLAL,IRDMLDO,IRDPCAL,IRDPHDO,IRDPLDO,IRDPSDO,