MZorr1New Contributor6 years agoOld Verilog Library not recognized by Compiler I have an old Verilog design which I am trying to compile into a MAX10M08. My problem is that the synthesis analysis doesn't recognize either the libraries I have specified for the project or doesn't...Show MoreVerilog Library.TXT1 KB
SyafieqSSuper Contributor6 years agoYes it could be due to your addressing path maybe you can double check it.
Recent DiscussionsSSLC Login Issue – "You need to enroll" loop after OTP verificationflexlm errorQuesta Sim on Windows - linking to external LIBSolvedFree Licence for Max+PlusIIQuartus crashes on long carry chain in Agilex 5 FPGAs