Forum Discussion

MZorr1's avatar
MZorr1
Icon for New Contributor rankNew Contributor
6 years ago

Old Verilog Library not recognized by Compiler

I have an old Verilog design which I am trying to compile into a MAX10M08. My problem is that the synthesis analysis doesn't recognize either the libraries I have specified for the project or doesn't...
MZorr1's avatar
MZorr1
Icon for New Contributor rankNew Contributor
6 years ago

Thank You for the response. I am using the Quartus Prime Lite Edition (Free). In checking the comparison chart between editions, it does says it supports Verilog design entry. Seems that it should work but, I don't really know if the library sample I provided in my post, has the correct module syntax/structure, to be recognized as a valid library.