no setup paths were found in quartus by Report timing

hi, I am doing the constrains for the 1000 base T1 eth. In the receiving path, FPGA get rx clock and center aligned ddr data. i use the altddrio primitive to capture the ddr data. The fpga is cyclo...