Modelsim throws an error, but Quartus happily compiles VHDL code

I have a VHDL module containing statements like: control_ccassigns_6_D <= unsigned(WD)((WIDTH + START) - 1 downto START); Modelsim flags these as: Vcom: Prefix of slice name cannot be t...