Forum Discussion

PhilipJ451's avatar
PhilipJ451
Icon for New Contributor rankNew Contributor
5 years ago

keeping signals for signaltap, even if not used in the design

Hi, can anybody advise me of a method to keep signals even if they are not used in the design? e.g. I am currently debugging some FIFOs which have an output that is the number of characters in the ...
sstrell's avatar
sstrell
Icon for Super Contributor rankSuper Contributor
5 years ago

If these are signals in your RTL code, connecting them up as pre-synthesis signals in the Signal Tap node list automatically preserves them through compilation. Make sure you set the filter when selecting them in the Node list (double-click in the Node list to open the Node Finder to do this) as "Signal Tap: pre-synthesis".

#iwork4intel

  • PhilipJ451's avatar
    PhilipJ451
    Icon for New Contributor rankNew Contributor
    5 years ago

    Hi,

    thanks for the tip.

    The design is based upon the IP Catalog FIFO and when I first looked at the element "MyFIFO" the signal I wanted wasn't there, even as pre-synthesis, but I drilled down into the actual IP element "MyFIFO:FIFO1" I found the signals.

    Still so much to learn!!

    PhilipJ