Forum Discussion

Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
7 years ago

Instantiating VHDL entity in Systemverilog

I am trying to instantiate a VHDL entity in systemverilog. In the VHDL entity “iobits” is defined as follows. iobits : inout std_logic_vector (67 downto 0); because I am interfacing to...
Altera_Forum's avatar
Altera_Forum
Icon for Honored Contributor rankHonored Contributor
7 years ago

--- Quote Start ---

Unlike VHDL, SV doesn't allow bit-selects in module instance port names. You can use the port name with a concatenation as port expression. 

.iobits({GPIO_0(16),GPIO_0(17), ... })

--- Quote End ---

I changed

.iobits({GPIO_0(16),GPIO_0(17), ... }) to .iobits({GPIO_0[16],GPIO_0[17], ... }) and it gets rid of those errors.

So thanks for at least pointing me in the right direction.