Instantiating VHDL entity in Systemverilog

I am trying to instantiate a VHDL entity in systemverilog. In the VHDL entity “iobits” is defined as follows. iobits : inout std_logic_vector (67 downto 0); because I am interfacing to...