illegal inout port connections in vsim 3053

While simulating my Verilog testbench I get this error on ny inout ports. What datatypes should they be so that I don't get this error. Also I am assigning some of these inouts in initial blocks; how should I do?

Please advise. Many thanks