Forum Discussion
KhaiChein_Y_Intel
Regular Contributor
5 years agoHi,
Upon checking, the schematic in RTL VIewer with Synthesis rtl dump file are the same, there is no mismatch in the result. Have you tried simulate the design to check the functionality?
Thanks.
Best regards,
KhaiY