Forum Discussion

JPowe1's avatar
JPowe1
Icon for New Contributor rankNew Contributor
7 years ago

How to tell timing closure is achieved? How to create real timing constraints?

I'm working on a Max 10 FPGA that implements a SPI master and a Manchester encoder/decoder. The decoder looks for transitions in the middle of each bit to recover the data clock. The SPI clock is 1/...
IDeyn's avatar
IDeyn
Icon for Contributor rankContributor
7 years ago

Hi JPowe1!

First of all, SCK is not a true clock because of it's duty cycle, which is not constant.

Secondly, I think you can simply write set_false_paths for TQuest to ignore the timing if you are sure that timing is valid because your SPI and Manchester clocks are low speed compared to FPGA clock.

Hope that helps.

Best regards,

Ivan