atosunNew Contributor1 year agoHow to simulate On-Chip Flash IP core Hello, in my design I have implemented an On-Chip Flash IP Core But due to the altera_onchip_flash_block.v being encrypted I cannot properly simulate my design. My question is, ...Show More
NurAiman_M_IntelSuper Contributor1 year agoHi,Did you follow the guidelines when simulating the FPGA?https://www.intel.com/content/www/us/en/docs/programmable/683080/23-1/aldec-active-hdl-and-riviera-pro-guidelines.htmlRegards,Aiman
Recent DiscussionsLicensing ‘Know-How’ GuideHow can I use Quartus Pro 25.1 sopc-create-header-files tool to generate a jtag master header file?Quartus did not startTiming analysis - long combinational pathIntermittent DDM Errors