How to measure the clock cycles used in a program in quartus?

Quartis doesn't run any programs. It compiles your code into a netlist.

sorry if I did not explain my problem well, I need to know which is the latency time or clock cycles it takes to execute each instruction of my design on the FPGA.

That sounds like you have created a processor. You should know the latency from the design, or from good simulation.