Forum Discussion
Altera_Forum
Honored Contributor
12 years agosorry if I did not explain my problem well, I need to know which is the latency time or clock cycles it takes to execute each instruction of my design on the FPGA.
sorry if I did not explain my problem well, I need to know which is the latency time or clock cycles it takes to execute each instruction of my design on the FPGA.